


P-Channel 20-V (D-S) MOSFET

GENERAL DESCRIPTION

The 3415A is the P-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery powered circuits where high-side switching and low in-line power loss are needed in a very small outline surface mount package.

PIN CONFIGURATION




FEATURES

- $R_{DS(ON)} \leq 50m\Omega @ V_{GS} = -4.5V$
- $R_{DS(ON)} \leq 65m\Omega @ V_{GS} = -2.5V$
- $R_{DS(ON)} \leq 75m\Omega @ V_{GS} = -1.8V$
- Super high density cell design for extremely low $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability

APPLICATIONS

- Power Management in Note book
- Portable Equipment
- Battery Powered System
- DC/DC Converter
- Load Switch
- DSC
- LCD Display inverter



Ordering Information: 3 4 1 5 A (Pb-free)

Absolute Maximum Ratings ($T_A = 25^\circ\text{C}$ Unless Otherwise Noted)

Parameter		Symbol	Maximum Ratings	Unit
Drain-Source Voltage		V_{DS}	-20	V
Gate-Source Voltage		V_{GS}	± 8	V
Continuous Drain	$T_A = 25^\circ\text{C}$	I_D	-4.0	A
	$T_A = 70^\circ\text{C}$		-3.5	
Pulsed Drain Current		I_{DM}	-17	A
Maximum Power Dissipation	$T_A = 25^\circ\text{C}$	P_D	1.4	W
	$T_A = 70^\circ\text{C}$		0.9	
Operating Junction Temperature		T_J	-55 to 150	$^\circ\text{C}$
Thermal Resistance-Junction to Ambient*		$R_{\theta JA}$	90	$^\circ\text{C/W}$

P-Channel 20-V (D-S) MOSFET

Electrical Characteristics ($T_A=25^{\circ}\text{C}$ Unless Otherwise Specified)


Symbol	Parameter	Limit	Min	Typ	Max	Unit
STATIC						
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{GS}=0V, I_D=-250\mu A$	-20			V
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}, I_D=-250\mu A$	-0.25	-0.5	-1	V
I_{GSS}	Gate Leakage Current	$V_{DS}=0V, V_{GS}=\pm 4.5V$			± 5	μA
		$V_{DS}=0V, V_{GS}=\pm 8V$			± 10	
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS}=-16V, V_{GS}=0V$			-1	μA
$R_{DS(ON)}$	Drain-Source On-Resistance ^a	$V_{GS}=-4.5V, I_D=-4.0A$		45	50	$m\Omega$
		$V_{GS}=-2.5V, I_D=-3.0A$		52	65	
		$V_{GS}=-1.8V, I_D=-2.0A$		60	75	
V_{SD}	Diode Forward Voltage	$I_S=-1.0A, V_{GS}=0V$		-0.78	-1	V
DYNAMIC						
Q_g	Total Gate Charge	$V_{DS}=-10V, V_{GS}=-4.5V, I_D=-4A$		10.5		nC
Q_{gs}	Gate-Source Charge			0.5		
Q_{gd}	Gate-Drain Charge			3		
C_{iss}	Input Capacitance	$V_{DS}=-10V, V_{GS}=0V, f=1MHz$		220		pF
C_{oss}	Output Capacitance			95		
C_{rss}	Reverse Transfer Capacitance			30		
$t_{d(on)}$	Turn-On Delay Time	$V_{DS}=-10V, R_L=2.5\Omega, R_{GEN}=3\Omega, V_{GS}=-4.5V$		560		ns
t_r	Turn-On Rise Time			4000		
$t_{d(off)}$	Turn-Off Delay Time			400		
t_f	Turn-On Fall Time			4000		

Notes: pulse width 300us, duty cycle $\leq 2\%$, Guaranteed by design, not subject to production testing.


P-Channel 20-V (D-S) MOSFET

Typical Characteristics ($T_J = 25^\circ\text{C}$ Noted)


On Resistance vs. Junction Temperature




On-Resistance vs. Drain Current




Capacitance




On-Resistance vs. Gate-to-Source Voltage



Threshold Voltage







On-Region Characteristics



P-Channel 20-V (D-S) MOSFET

Typical Characteristics ($T_J = 25^\circ\text{C}$ Noted)



P-Channel 20-V (D-S) MOSFET

SOT23-3L Package Outline

